As far as we can tell, in the MSP430F543# line, the hardware I2C modes always consume more power than bit banged because they leave the lines pulling against the resistors far to long. Also, the trailing edge of the clock pulse is dangerously close to the change of the data line.
I2C Master Bit Banged code from Dan Bloomquist as posted to email@example.com
|file: /Techref/ti/msp430/iics.htm, 0KB, , updated: 2009/9/14 14:20, local time: 2018/9/25 19:34,
|©2018 These pages are served without commercial sponsorship. (No popup ads, etc...).Bandwidth abuse increases hosting cost forcing sponsorship or shutdown. This server aggressively defends against automated copying for any reason including offline viewing, duplication, etc... Please respect this requirement and DO NOT RIP THIS SITE. Questions?|
<A HREF="http://www.sxlist.com/techref/ti/msp430/iics.htm"> TI MSP430 Microcontroller I2C</A>
|Did you find what you needed?|
We sell a few items to support this site
& kind contributors
just like you!
Please don't rip/copy
Copies of the site on CD
are available at minimal cost.
Welcome to www.sxlist.com!