## CMOS Generic 24-Pin Reprogrammable Logic Device

## Features

- Fast
-Commercial: $\mathrm{t}_{\mathrm{PD}}=15 \mathrm{~ns}, \mathrm{t}_{\mathrm{CO}}=10 \mathrm{~ns}, \mathrm{t}_{\mathrm{S}}=12 \mathrm{~ns}$
-Military: $\mathrm{t}_{\mathrm{PD}}=\mathbf{2 0} \mathbf{n s}, \mathrm{t}_{\mathrm{CO}}=15 \mathrm{~ns}, \mathrm{t}_{\mathrm{S}}=15 \mathrm{~ns}$
- Low power
—ICc max.: 70 mA , commercial
- ICC max.: 100 mA , military
- Commercial and military temperature range
- User-programmable output cells
-Selectable for registered or combinatorial operation
—Output polarity control
- Output enable source selectable from pin 13 or product term
- Generic architecture to replace standard logic func-
tions including: 20L10, 20L8, 20R8, 20R6, 20R4, 12L10,
14L8, 16L6, 18L4, 20L2, and 20V8
- Eight product terms and one OE product term per output
- CMOS EPROM technology for reprogrammability
- Highly reliable
-Uses proven EPROM technology
-Fully AC and DC tested
-Security feature prevents logic pattern duplication
$- \pm 10 \%$ power supply voltage and higher noise immunity


## Functional Description

Cypress PLD devices are high-speed electrically programmable logic devices. These devices utilize the sum-of-products (AND-OR) structure providing users the ability to program custom logic functions for unique requirements.
In an unprogrammed state the AND gates are connected via EPROM cells to both the true and complement of every input. By selectively programming the EPROM cells, AND gates may be connected to either the true or complement or disconnected from both true and complement inputs.

## Logic Block Diagram



Pin Configurations



Note:

1. The CG7C323 is the PLDC20G10 packaged in the JEDEC-compatible 28 -pin PLCC pinout. Pin function and pin order is identical for both PLCC pinouts. The difference is in the location of the "no connect" or NC pins.

PLDC20G10B/PLDC20G10

## Selection Guide

| Generic <br> Part Number | $\mathbf{I C C}_{\mathbf{C C}}$ (mA) |  | $\mathbf{t}_{\text {PD }}$ (ns) |  | $\mathbf{t}_{\mathbf{S}}$ (ns) |  | $\mathbf{t}_{\mathbf{C O}}$ (ns) |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Com/Ind | Mil | Com/Ind | Mil | Com/Ind | Mil | Com/Ind | Mil |
| 20G10B-15 | 70 |  | 15 |  | 12 |  | 10 |  |
| 20G10B-20 | 70 | 100 | 20 | 20 | 12 | 15 | 12 | 15 |
| 20G10B-25 |  | 100 |  | 25 |  | 18 |  | 15 |
| 20G10-25 | 55 |  | 25 |  | 15 |  | 15 |  |
| 20G10-30 |  | 80 |  | 30 |  | 20 |  | 20 |
| 20G10-35 | 55 |  | 35 |  | 30 |  | 25 |  |
| 20G10-40 |  | 80 |  | 40 |  | 35 |  | 25 |

## Functional Description (continued)

Cypress PLDC20G10 uses an advanced 0.8-micron CMOS technology and a proven EPROM cell as the programmable element. This technology and the inherent advantage of being able to program and erase each cell enhances the reliability and testability of the circuit. This reduces the burden on the customer to test and to handle rejects.
A preload function allows the registered outputs to be preset to any pattern during testing. Preload is important for testing the functionality of the Cypress PLD device.

## 20G10 Functional Description

The PLDC20G10 is a generic 24 -pin device that can be programmed to logic functions that include but are not limited to: 20L10, 20L8, 20R8, 20R6, 20R4, 12L10, 14L8, 16L6, 18L4, 20L2, and 20V8. Thus, the PLDC20G10 provides significant design, inventory and programming flexibility over dedicated 24 -pin devices. It is executed in a 24 -pin 300 -mil molded DIP and a 300 -mil windowed cerDIP. It provides up to 22 inputs and 10 outputs. When the windowed cerDIP is exposed to UV light, the 20G10 is erased and then can be reprogrammed.
The programmable output cell provides the capability of defining the architecture of each output individually. Each of the 10 output cells may be configured with registered or combinatorial outputs, active HIGH or active LOW outputs, and product term or Pin 13 generated output enables. Three architecture bits determine the configurations as shown in the Configura-
tion Table and in Figures 1 through 8. A total of eight different configurations are possible, with the two most common shown in Figure 3 and Figure 5. The default or unprogrammed state is registered/active/LOW/Pin 11 OE. The entire programmable output cell is shown in the next section.
The architecture bit ' C 1 ' controls the registered/combinatorial option. In either combinatorial or registered configuration, the output can serve as an I/O pin, or if the output is disabled, as an input only. Any unused inputs should be tied to ground. In either registered or combinatorial configuration, the output of the register is fed back to the array. This allows the creation of control-state machines by providing the next state. The register is clocked by the signal from Pin 1. The register is initialized on power up to $\bar{Q}$ output LOW and $\bar{Q}$ output HIGH.
In both the combinatorial and registered configurations, the source of the output enable signal can be individually chosen with architecture bit 'C2'. The OE signal may be generated within the array, or from the external OE (Pin 13). The Pin 13 allows direct control of the outputs, hence having faster enable/disable times.
Each output cell can be configured for output polarity. The output can be either active HIGH or active LOW. This option is controlled by architecture bit 'CO'.
Along with this increase in functional density, the Cypress PLDC20G10 provides lower-power operation through the use of CMOS technology and increased testability with a register preload feature.

## Programmable Output Cell



Configuration Table

| Figure | $\mathbf{C}_{\mathbf{2}}$ | $\mathbf{C}_{\mathbf{1}}$ | $\mathbf{C}_{\mathbf{0}}$ |  |
| :---: | :---: | :---: | :---: | :--- |
| 1 | 0 | 0 | 0 | Product Term OE/Registered/Active LOW |
| 2 | 0 | 0 | 1 | Product Term OE/Registered/Active HIGH |
| 5 | 0 | 1 | 0 | Product Term OE/Combinatorial/Active LOW |
| 6 | 0 | 1 | 1 | Product Term OE/Combinatorial/Active HIGH |
| 3 | 1 | 0 | 0 | Pin 13 OE/Registered/Active LOW |
| 4 | 1 | 0 | 1 | Pin 13 OE/Registered/Active HIGH |
| 7 | 1 | 1 | 0 | Pin 13 OE/Combinatorial/Active LOW |
| 8 | 1 | 1 | 1 | Pin 13 OE/Combinatorial/Active HIGH |

## Registered Output Configurations



Figure 1. Product Term OE/Active LOW


Figure 3. Pin 13 OE/Active LOW

## Combinatorial Output Configurations ${ }^{[2]}$



Figure 5. Product Term OE/Active LOW


Figure 7. Pin 13 OE/Active Low


Figure 2. Product Term OE/Active HIGH


Figure 4. Pin 13 OE/Active HIGH


Figure 6. Product Term OE/Active HIGH


Figure 8. Pin 13 OE/Active HIGH

Note:
2. Bidirectional I/O configurations are possible only when the combinatorial output option is selected

## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)
Storage Temperature $\qquad$ .$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Ambient Temperature with
Power Applied $\qquad$
$\qquad$
Supply Voltage to Ground Potential $\qquad$ -0.5 V to +7.0 V
DC Voltage Applied to Outputs
in High Z State $\qquad$ -0.5 V to +7.0 V
DC Input Voltage $\qquad$ -3.0 V to +7.0 V
Output Current into Outputs (LOW) 16 mA

DC Programming Voltage
PLDC20G10B and CG7C323B-A............................... 13.0V
PLDC20G10 and CG7C323-A.................................... 14.0V
Latch-Up Current..................................................... > 200 mA
Static Discharge Voltage $>500 \mathrm{~V}$
(per MIL-STD-883, Method 8015)
Operating Range

| Range | Ambient Temperature | $\mathrm{V}_{\mathrm{Cc}}$ |
| :---: | :---: | :---: |
| Commercial | $0^{\circ} \mathrm{C}$ to $+75^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Military ${ }^{[3]}$ | $-55^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |
| Industrial | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | $5 \mathrm{~V} \pm 10 \%$ |

Electrical Characteristics Over the Operating Range (Unless Otherwise Noted) ${ }^{[4]}$


Capacitance ${ }^{[7]}$

| Parameter | Description | Test Conditions | Max. | Unit |
| :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathrm{IN}}$ | Input Capacitance | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}$ | 10 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\mathrm{IN}}=2.0 \mathrm{~V}, \mathrm{~V}_{\mathrm{CC}}=5.0 \mathrm{~V}$ | 10 | pF |

Notes:
3. $\mathrm{T}_{\mathrm{A}}$ is the "instant on" case temperature.
4. See the last page of this specification for Group A subgroup testing information.
5. These are absolute values with respect to device ground. All overshoots due to system or tester noise are included
6. Not more than one output should be tested at a time. Duration of the short circuit should not be more than one second. $\mathrm{V}_{\text {OUT }}=0.5 \mathrm{~V}$ has been chosen to avoid test problems caused by tester ground degradation.
7. Tested initially and after any design or process changes that may affect these parameters.

## AC Test Loads and Waveforms (Commercial)


(a)

Equivalent to: THÉVENIN EQUIVALENT (Commercial)
OUTPUT O-
20G10-15


Equivalent to: THÉVENIN EQUIVALENT (Military/Industrial)
OUTPUT O-
20G10-16

Switching Characteristics Over Operating Range ${ }^{[3,8,9]}$

| Parameter | Description | Commercial |  |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | B-15 |  | B-20 |  | -25 |  | -35 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $t_{\text {PD }}$ | Input or Feedback to Non-Registered Output |  | 15 |  | 20 |  | 25 |  | 35 | ns |
| $t_{\text {EA }}$ | Input to Output Enable |  | 15 |  | 20 |  | 25 |  | 35 | ns |
| $\mathrm{t}_{\text {ER }}$ | Input to Output Disable |  | 15 |  | 20 |  | 25 |  | 35 | ns |
| $t_{\text {PZX }}$ | Pin 11 to Output Enable |  | 12 |  | 15 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\text {PXZ }}$ | Pin 11 to Output Disable |  | 12 |  | 15 |  | 20 |  | 25 | ns |
| $\mathrm{t}_{\mathrm{CO}}$ | Clock to Output |  | 10 |  | 12 |  | 15 |  | 25 | ns |
| $\mathrm{t}_{\mathrm{s}}$ | Input or Feedback Set-Up Time | 12 |  | 12 |  | 15 |  | 30 |  | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Hold Time | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $t_{p}{ }^{[10]}$ | Clock Period | 22 |  | 24 |  | 30 |  | 55 |  | ns |
| $\mathrm{t}_{\text {WH }}$ | Clock High Time | 8 |  | 10 |  | 12 |  | 17 |  | ns |
| $t_{\text {WL }}$ | Clock Low Time | 8 |  | 10 |  | 12 |  | 17 |  | ns |
| $\mathrm{f}_{\text {MAX }}{ }^{[11]}$ | Maximum Frequency | 45.4 |  | 41.6 |  | 33.3 |  | 18.1 |  | MHz |

## Notes:

8. Part (a) of AC Test Loads and Waveforms used for all parameters except $t_{E R}, t_{P Z X}$, and $t_{P X Z}$. Part (b) of AC Test Loads and Waveforms used for $t_{E R}$, $t_{P Z X}$, and $t_{P X Z}$.
9. The parameters $t_{E R}$ and $t_{P X Z}$ are measured as the delay from the input disable logic threshold transition to $\mathrm{V}_{\mathrm{OH}}-0.5 \mathrm{~V}$ for an enabled HIGH output or $\mathrm{V}_{\mathrm{OL}}$ +0.5 V for an enabled LOW input.
10. $t_{p}$, minimum guaranteed clock period is that guaranteed for state machine operation and is calculated from $t_{p}=t_{S}+t_{c o}$. The minimum guaranteed period for registered data path operation (no feedback) can be calculated as the greater of ( $t_{W H}+t_{W L}$ ) or ( $\left.t_{S}+t_{H}\right)$.
11. $f_{\text {MAX }}$, minimum guaranteed operating frequency, is that guaranteed for state machine operation and is calculated from $f_{M A X}=1 /\left(t_{S}+t_{C O}\right)$. The minimum guaranteed $f_{M A X}$ for registered data path operation (no feedback) can be calculated as the lower of $1 /\left(t_{W H}+t_{W L}\right)$ or $1 /\left(t_{S}+t_{H}\right)$.

Switching Characteristics Over Operating Range ${ }^{[3,8,9]}$ (continued)

| Parameter | Description | Military/Industrial |  |  |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | B-20 |  | B-25 |  | -30 |  | -40 |  |  |
|  |  | Min. | Max. | Min. | Max. | Min. | Max. | Min. | Max. |  |
| $\mathrm{t}_{\text {PD }}$ | Input or Feedback to Non-Registered Output |  | 20 |  | 25 |  | 30 |  | 40 | ns |
| $\mathrm{t}_{\text {EA }}$ | Input to Output Enable |  | 20 |  | 25 |  | 30 |  | 40 | ns |
| $\mathrm{t}_{\mathrm{ER}}$ | Input to Output Disable |  | 20 |  | 25 |  | 30 |  | 40 | ns |
| $t_{\text {PZX }}$ | Pin 11 to Output Enable |  | 17 |  | 20 |  | 25 |  | 25 | ns |
| $t_{\text {PXZ }}$ | Pin 11 to Output Disable |  | 17 |  | 20 |  | 25 |  | 25 | ns |
| $\mathrm{t}_{\mathrm{CO}}$ | Clock to Output |  | 15 |  | 15 |  | 20 |  | 25 | ns |
| ts | Input or Feedback Set-Up Time | 15 |  | 18 |  | 20 |  | 35 |  | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Hold Time | 0 |  | 0 |  | 0 |  | 0 |  | ns |
| $t_{p}{ }^{\text {[10] }}$ | Clock Period | 30 |  | 33 |  | 40 |  | 60 |  | ns |
| $t_{\text {WH }}$ | Clock High Time | 12 |  | 14 |  | 16 |  | 22 |  | ns |
| $t_{\text {WL }}$ | Clock Low Time | 12 |  | 14 |  | 16 |  | 22 |  | ns |
| $\mathrm{f}_{\text {MAX }}{ }^{[11]}$ | Maximum Frequency | 33.3 |  | 30.3 |  | 25.0 |  | 16.6 |  | MHz |

## Switching Waveform



Functional Logic Diagram


Ordering Information

| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{pD}} \\ & \text { (ns) } \end{aligned}$ | $\begin{gathered} \mathrm{t}_{\mathrm{S}} \\ (\mathrm{~ns}) \end{gathered}$ | $\begin{aligned} & \mathrm{t}_{\mathrm{co}} \\ & (\mathrm{~ns}) \end{aligned}$ | $\begin{aligned} & \mathrm{I}_{\mathrm{cc}} \\ & (\mathrm{~mA}) \end{aligned}$ | Ordering Code | Package Name | Package Type | Operating Range |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 15 | 12 | 10 | 70 | PLDC20G10B-15PC | P13 | 24-Lead (300-Mil) Molded DIP | Commercial |
|  |  |  |  | PLDC20G10B-15WC | W14 | 24-Lead (300-Mil) Windowed CerDIP |  |
| 20 | 15 | 15 | 100 | PLDC20G10B-20DMB | D14 | 24-Lead (300-Mil) CerDIP | Military |
| 25 | 15 | 15 | 55 | PLDC20G10-25JC | J64 | 28-Lead Plastic Leaded Chip Carrier | Commercial |
|  |  |  |  | PLDC20G10-25PC/PI | P13 | 24-Lead (300-Mil) Molded DIP | Commercial/ Industrial |
|  |  |  |  | PLDC20G10-25WC | W14 | 24-Lead (300-Mil) Windowed CerDIP | Commercial |
| 30 | 20 | 20 | 80 | PLDC20G10-30DMB | D14 | 24-Lead (300-Mil) CerDIP | Military |
|  |  |  |  | PLDC20G10-30LMB | L64 | 28-Square Leadless Chip Carrier |  |
|  |  |  |  | PLDC20G10-30WMB | W14 | 24-Lead (300-Mil) Windowed CerDIP |  |
| 35 | 30 | 25 | 55 | PLDC20G10-35JC | J64 | 28-Lead Plastic Leaded Chip Carrier | Commercial |
|  |  |  |  | PLDC20G10-35PC | P13 | 24-Lead (300-Mil) Molded DIP |  |

## MILITARY SPECIFICATIONS

## Group A Subgroup Testing

DC Characteristics

| Parameter | Subgroups |
| :--- | :--- |
| $\mathrm{V}_{\mathrm{OH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{OL}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | $1,2,3$ |
| $\mathrm{~V}_{\mathrm{IL}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{IX}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{OZ}}$ | $1,2,3$ |
| $\mathrm{I}_{\mathrm{CC}}$ | $1,2,3$ |

Switching Characteristics

| Parameter | Subgroups |
| :--- | :--- |
| $t_{\text {PD }}$ | $9,10,11$ |
| $t_{\text {PZX }}$ | $9,10,11$ |
| $t_{\mathrm{CO}}$ | $9,10,11$ |
| $t_{\mathrm{S}}$ | $9,10,11$ |
| $\mathrm{t}_{\mathrm{H}}$ | $9,10,11$ |

Document \#: 38-00019-H

CYPRESS

## PLDC20G10B/PLDC20G10

## Package Diagrams

24-Lead (300-MiI) CerDIP D14
MIL-STD-1835 D-9Config.A
28-Lead Plastic Leaded Chip Carrier J64


28-Square Leadless Chip Carrier L64
MIL-STD-1835 C-4


## Package Diagrams (continued)

## 28-Pin Windowed Leaded Chip Carrier H64



PLDC20G10B/PLDC20G10

Package Diagrams (continued)

## 24-Lead (300-Mil) Molded DIP P13/P13A



24-Lead (300-MiI) Windowed CerDIP W14
MIL-STD-1835 D- 9Config.A


